Abstract
INTRODUCTION
Line coding consists of representing the digital signal to be transported by an amplitude and time-discrete signal that is optimally tuned for specific properties of the physical channel and of receiving equipment. After the emergence of VLSI technology researcher are continuously trying to reduce the power requirement, area optimization and to achieve less propagation delay by using various algorithms. Line coding is a key building block for communication system in which 1's and 0's are translated into the sequence of voltage and current pulse that can be propagated through physical media like coaxial cable, optical fiber etc. Digital baseband signal often used to provide particular spectral characteristics of a pulse train. Most popular line codes are return to zero and not return to Zero. All of them are in either unipolar or polar encoded format. The choice of line codes depend upon the presence or absence of DC level, PSD(power spectral density),bandwidth requirements, bit error rate performance, ease of clock signal recovery or absence of inherent detection property.
METHODOLOGY
Line coding techniques can be broadly divided into following different categories:- 
AMI (Alternate Mark
Inversion) In this encoded format bit 0 is represented by zero voltage level for whole bit interval (T b ) while bit 1 are represented by high voltage level and low voltage level alternatively for bit duration (T b ).
Pseudo ternary Encoded Format
In this encoded format binary 1 is represented by zero voltage level while binary 0 is represented by alternating high voltage level and low voltage level for whole bit duration (T b ). 
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ENCODING ALGORITHMS
As we know that in Xilinx ISE Project Navigator can represent only two voltage levels (either 0 or 1) in the waveforms, therefore signed binary notation used to implement the design. For that purpose high voltage (positive) level is represented by 01 and low voltage (negative) level is represented by 11 while zero voltage level represented by 00.
Hence
+1=01 -1=11 0=00
The respective truth tables for all the encoding schemes are explained in the tables given below. The algorithms for Unipolar NRZ, Unipolar RZ, Polar NRZ, Polar RZ, Manchester encoder format are given in table 1. Algorithms for AMI, pseudo ternary and CMI are given in Table 2, Table  3 and Table 4 respectively. 
SIMULATION RESULTS
Xilinx project navigator is used to design and generate the RTL schematics of different Line coding techniques according to algorithms define in different tables describe above. Xilinx ISim simulator is used to verify and implement the logic of different line coding technique using waveforms. The simulation results shown in figure1-8.These logic design are implemented on Xilinx Spartans-6 XC6SLX45 FPGA platform. 
Line Coding Techniques
CONCLUSIONS
In this paper software implementation and hardware abstraction of different line coding techniques achieved using Xilinx design tools and Xilinx Spartans-6 XC6SLX45 FPGA. The architecture designed has low complexity, it is easy to implement and is efficient for all the encoding schemes for the transmission of baseband signal in digital communication.
